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 13 
A more than 70% enhancement in the thermoelectric power factor of single-crystal 14 
silicon is demonstrated in silicon nano-films, a consequence of the introduction of 15 
networks of dislocation loops and extended crystallographic defects. Despite these 16 
defects causing reductions in electrical conductivity, carrier concentration and carrier 17 
mobility, large corresponding increases in the Seebeck coefficient and reductions in 18 
thermal conductivity lead to a significant net enhancement in thermoelectric 19 
performance. Crystal damage is deliberately introduced in a sub-surface nano-layer 20 
2 
 
within a silicon substrate, demonstrating the possibility to tune the thermoelectric 21 
properties at the nano-scale within such wafers in a repeatable, large-scale and cost-22 
effective way.  23 
The recent global drive to be more efficient in the way we use energy, particularly to reduce the 24 
amount of energy that goes to waste, has led to renewed interest in thermoelectrics (TE) for 25 
waste heat harvesting. In particular demand are materials that use elements that are less costly, 26 
less toxic and more Earth-abundant than the popular TE material bismuth telluride (Bi2Te3). 27 
Despite requiring the scarce element tellurium, Bi2Te3 has significantly better thermoelectric 28 
performance than more abundant elemental semiconductors, such as silicon (Si). Three material 29 
properties determine this performance – thermal conductivity (), Seebeck coefficient (S) and 30 
electrical conductivity (). These interlinked properties are commonly combined to describe 31 
performance in terms of the thermoelectric figure-of-merit (Z), where Z = S2/. Bi2Te3 has 32 
approximately 100-fold better Z than bulk Si [1], but is approximately 30-times more expensive 33 
[2]. Therefore developing methods that provide significant gains in the Z of Si offers a potential 34 
route to more cost-effective and environmentally friendly thermoelectric devices. 35 
Since highly-doped Si (doping ~1019 cm-3) possesses S and  competitive with other TE 36 
materials, much recent focus has been on reducing its thermal conductivity, which is too high for 37 
most practical applications. It been demonstrated possible via nano-structuring, to vastly reduce 38 
 with little or no degradation of other parameters in structures such as Si nanowires, nanofilms 39 
or films containing porosity, periodic voids or vacancies [3-13]. This allows for higher Z and 40 
makes nano-structured Si an attractive TE material.  Such findings, with variations, have been 41 
corroborated by numerous groups worldwide, through both theoretical and experimental studies 42 
[3-13].  43 
3 
 
Due to this drastic reduction in , which is quickly reaching the amorphous limit, further 44 
improvements might come from Si’s thermoelectric power factor (PF = S2), for which to date 45 
limited progress has been made. However, a small set of recent studies have demonstrated that a 46 
significant improvement in Si’s PF is sometimes possible for polycrystalline Si [14-16] where 47 
built-in potential barriers are created by nano-scale grain boundaries or voids [17], combined 48 
with high levels of doping. These potential barriers increase energy filtering and as a 49 
consequence, the Si Seebeck coefficient. Our previous work demonstrated that a Seebeck 50 
coefficient improvement is also realizable in single-crystal Si nanowires by the introduction of 51 
dislocation loops, which also create potential barriers and produce a similar effect [18]. This was 52 
so far only demonstrated in n-type material and for relatively lowly-doped Si, where the PF is far 53 
too low for practical applications. 54 
In this current article we report that a significant enhancement in the power factor is also possible 55 
for p-type bulk material, and more importantly, with high doping concentrations. Improvements 56 
in the PF by ~70 % compared to control samples (bulk Si) are realized, giving PF = 6.6 mW m-1 57 
K-2 at 300 K – significantly higher than that of traditional Bi2Te3 materials used in current 58 
commercial devices. 59 
Four different sample types were fashioned from prime <100> single-crystal Si wafers (n-type, 5-60 
10  cm). Ion-implantation of 28Si ions was carried out on a Varian VIISta ion implanter at beam 61 
energy 2 MeV. Two wafers received a fluence of 2x1015 ions cm-2 and two others received 62 
6x1015 ions cm-2. Wafers received thermal annealing in nitrogen in a furnace at 900C for a time 63 
of either 20 or 60 mins, before being diced into squares. Along with a non-implanted control 64 
wafer, samples were then thinned by etching in 25% KOH solution at 60C, to precisely remove 65 
the top 1.5 m of the wafer. Spin-on dopant (boron) was deposited on each sample before heating 66 
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for 10 mins at 900C in nitrogen to drive-in the dopant, creating a p-type region with a p/n 67 
junction immediately beneath it, isolating the p-type defect-rich nano-layer from the n-type 68 
substrate. A dip in HF was applied to remove surface boron-silicate glass. The B doping profile 69 
was confirmed as being the same in all samples by differential Hall profiling [19], with a 70 
relatively flat doping peak. This confirmed the junction depth as being ~800 nm, to coincide with 71 
the bottom of the defective layer and that the thickness of pristine Si remaining at the top of the 72 
film was only ~30-45 nm. Fig. 1 provides a schematic illustration of the steps used for sample 73 
fabrication.  74 
 75 
Figure 1. Schematic diagram showing the sample fabrication steps. The Si wafers underwent Si ion-implantation 76 
and annealing to create a sub-surface nano-layer rich in defects (represented by Xs). Following removal of the wafer 77 
surface by KOH etching, the nano-layer was doped p-type, creating a p/n junction and isolating it from the n-type 78 
substrate. 79 
Each sample underwent characterization. The presence and nature of defects in the nano-layers 80 
were characterized by cross-sectional transmission electron microscopy (XTEM). Micrographs of 81 
each of the samples created are presented in Fig. 2. Fig. 2(a) shows the location of the buried 82 
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layer relative to the original wafer surface. The remaining micrographs show shows defects 83 
created with each of the four implant/annealing conditions. All micrographs show clear evidence 84 
of dislocation loops and implantation extended defects, with the higher implant dose creating a 85 
higher density of defects. Samples were sent to a commercial vendor for through-plane thermal 86 
conductivity measurements. These were extracted by a thermo-reflectance method. Electrical 87 
conductivity, Hall-effect and differential Hall measurements were made in air in van der Pauw 88 
geometry, using a Biorad HL5900 tool. Temperature-dependent electrical conductivity and 89 
Seebeck measurements were made in-plane on a Linseis LSR-3 instrument in He ambient at 104 90 
Pa. 91 
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 92 
Figure 2. Micrographs showing sub-surface defect-rich regions created in the Si wafers. (a) Shows the layer 93 
location relative to the wafer surface (scale bar is 500 nm). (b) Shows defects created with 2 x 1015 cm-2 implant, 94 
900C, 20 mins annealing. (c) Shows defects created with 2 x 1015 cm-2 implant, 900C, 60 mins annealing.  (d) 95 
Shows defects created with 6 x 1015 cm-2 implant, 900C, 20 mins annealing. (e) Shows defects created with 6 x 1015 96 
cm-2 implant, 900C, 60 mins annealing. (Scale bars in (b)-(e) are 200nm). 97 
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Fig. 3 shows the variation with implant/annealing conditions for through-plane thermal 98 
conductivity at 300 K.  was 132.6 W m-1 K-1  for the defect-free control sample and was found 99 
to decrease significantly as a result of implantation-induced damage.  fell to a value of 70.4 W 100 
m-1 K-1 for the lower implantation fluence with 20 min annealing, but recovered slightly to 76.6 101 
W m-1 K-1 following annealing for 60 min. This was an expected result since it is both intuitive 102 
and well-established that the introduction of defects within a ‘perfect’ crystal lattice reduces its 103 
thermal transport, and that with longer annealing, more damage will be removed and recovery of 104 
thermal transport will occur. For the larger fluence,  was reduced more, to 43.2 W m-1 K-1 for 105 
20 min annealing and to 48.9 W m-1 K-1 with 60 min annealing.  106 
 107 
Figure 3. Thermal conductivity (through-plane) as a function of implant/annealing conditions for a control sample 108 
relative to samples with 2 MeV Si implant with (i) 2 x 1015 cm-2 fluence, 900C, 20 mins annealing, (ii) 2 x 1015 cm-2 109 
fluence, 900C, 60 mins annealing, (iii) 6 x 1015 cm-2 fluence, 900C, 20 mins annealing, and (iv) 6 x 1015 cm-2 110 
fluence, 900C, 60 mins annealing. Measurements were made at 300 K. 111 
Fig. 4 shows the change in  in each sample as a function of the conditions used to create 112 
defects. Results are displayed for measurements made at 300, 350 and 400 K, although 113 
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differences as a result of temperature were modest in these samples, with only a small 114 
conductivity decrease seen in each sample as the measurement temperature is raised. More 115 
obvious was the change in conductivity as the implant/annealing conditions were changed. 116 
Clearly the control sample had the highest  of 415 S cm-1. For the lower of the implant fluences, 117 
conductivity was reduced relative to the control, and for the higher fluence, conductivity was 118 
reduced to less than half. For each fluence, it was the sample that received the shortest anneal 119 
that had the lowest conductivity. These trends are intuitive and it is unsurprising that trends in 120 
electrical conductivity match those in thermal conductivity (Fig. 3). These trends are similar in 121 
magnitude, i.e. as thermal conductivity is reduced for a given condition, so is electrical 122 
conductivity by a similar extent, suggesting little net gain in electrical/thermal transport behavior 123 
results from the introduction of dislocations, each quantity being reduced by a factor of ~3. It is 124 
worth mentioning that XTEM images – particularly Fig. 2(d) and 2(e) – are perhaps deceiving, 125 
as one might expect the electrical/thermal conductivity to be lower for the sample in Fig. 2(e) 126 
where defects are more apparent. This is opposite to what is measured. In reality, samples having 127 
received shorter anneals contain the most defects and lower electrical/thermal conductivity, yet 128 
these defects are in the form of smaller Si-interstitial clusters, not visible in the XTEM at its 129 
current resolution. 130 
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  131 
Figure 4. Electrical conductivity (in-plane) as a function of ion-implantation condition and annealing time, for three 132 
measurement temperatures (300 K - 400 K). 133 
Fig. 5 gives further detail of the room-temperature  by way of Hall measurement data. Carrier 134 
concentration and Hall mobility at 300 K are presented. They show that defect-mediated 135 
decreases in  are a result of a fall in both Hall mobility and carrier concentration, though the 136 
former drop is more significant. Crystallographic defects are well known to degrade carrier 137 
mobility in Si and this clearly occurs in current samples. B dopant activation is highest in the 138 
control sample following drive-in, whereas defects reduce the carrier concentration by up to 139 
10%. Since B is well-known to cluster with self-interstitials it is likely that their presence during 140 
the drive-in phase means a proportion of the dopants are trapped in inactive clusters rather than 141 
finding substitutional sites. B activation improves slightly after longer-duration annealing. 142 
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 143 
Figure 5. Hall mobility (left axis) and hole concentration (right) as a function of defect conditions. Measurements 144 
were made at 300 K. Values in parentheses are corresponding resistivity values in m cm. 145 
In-plane Seebeck coefficient measurements were carried out for each of the samples. Results are 146 
displayed for measurements made at 300, 350 and 400 K, although as for , temperature-147 
dependent differences are modest, with only a small S increase seen in each sample as the 148 
measurement temperature is raised. In this case S was lowest in the control sample (Fig. 6(a)), 149 
though this was expected since that sample had the highest electrical conductivity and the two 150 
parameters are interrelated, with one usually increasing at the expense of the other. Combining 151 
the two in the form of the power factor gives an indication of the net thermoelectric performance, 152 
with PF = 3.8 mW m-1 K-2 at 300 K for the control sample (Fig. 6(b)). This PF value is in line 153 
with the highest value pristine Si can provide under optimal doping conditions. All other 154 
samples, with lower electrical conductivity, have a higher Seebeck coefficient. The two samples 155 
receiving the lower implant dose (2x1015 cm-2) have modestly higher S that, when combined with 156 
, result in a significantly lower thermoelectric PF than the control sample. For the higher 157 
implant fluence (6x1015 cm-2) with 20 min annealing the PF is worse still, since the relatively 158 
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small rise in S is more than negated by the much larger drop in . An interesting result occurs 159 
however, when the higher fluence sample is annealed for longer, resulting in the formation of a 160 
dense network of mostly dislocation-loops  with diameters roughly between 100 nm and 200 nm 161 
(Fig. 2(e)). In this case the increase in S is much greater than for all other samples and bucks the 162 
trend, since given its higher electrical conductivity than the previously mentioned sample, one 163 
would expect its Seebeck coefficient to decrease. In fact, as the reader can see, not only is the 164 
opposite true, but the increase in S is significant. This has a striking effect on the power factor, 165 
which is now on average 70% higher than that of the control sample, with PF = 6.6 mW m-1 K-2 166 
at 300 K. 167 
12 
 
168 
 169 
Figure 6. (a) Seebeck coefficient (in-plane) and (b) power factor as a function of defect conditions for three 170 
measurement temperatures (300 K - 400 K). 171 
The simultaneous increase in  and S is rare, but significant, and results in improved power 172 
factors. It is similar to that observed in reference [14] for heavily B-doped nano-crystalline Si, 173 
again under high-temperature annealing. While the underlying reasons behind this are still under 174 
investigation, it is possible that a number of contributing factors coexist and act synergistically in 175 
order to achieve a simultaneous S and  improvement. For the former, it is probable that 176 
potential barriers for holes are created at the dislocation sites, which improve energy filtering and 177 
consequently S. Indeed, when present within the crystal lattice, dislocation loops are known to 178 
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exert a significant pressure by pushing-apart nearby Si atoms – this pressure increasing the band-179 
gap local to the dislocation site [20]. For the first annealing condition, this local band-gap 180 
increase could be responsible for the reduction in conductivity and mobility. As well as allowing 181 
loops to form, longer annealing would heal the majority of the Si volume, and thus a slight 182 
increase in the electrical conductivity is observed, compensating for any further reduction from 183 
the increasing potential barriers. The increased pressure may also improve carrier mobility, a 184 
well-known consequence of applying stress in Si [21]. In addition, any local thermal 185 
conductivity differences between pristine Si regions and the dislocations might improve S as 186 
well. This is because the overall Seebeck coefficient is determined by the weighted average of S 187 
in the two regions, with the weighting factor being the temperature drop in each region, 188 
determined by their thermal conductivities [14, 22]. Thus, as the crystal lattice is healed, 189 
especially in the last annealing step, and local thermal conductivity increases, the local Seebeck 190 
coefficient in the dislocation regions (which is expected to be high compared to bulk Si) 191 
becomes more important and could warrant the large increase in the overall S observed in Fig. 192 
6(a). Our earlier calculations on the effect of filtering by barriers in p-type Si, indicate that 193 
filtering alone could provide ~30-40% PF improvements [22, 23], whereas the rest of the 194 
measured improvements could originate from the various other factors identified, such as local 195 
variations in thermal conductivity and carrier mobility.  196 
We have reported a significant enhancement in the power factor of single-crystal Si is 197 
possible for highly-doped p-type material, specifically an improvement of  ~70 % compared 198 
to control samples (bulk Si), giving PF = 6.6 mW m-1 K-2 at 300 K. This is higher than that 199 
of traditional Bi2Te3 materials used in commercial thermoelectric devices [24] and is a 200 
consequence of the introduction of a dense network of dislocation loops with diameter 201 
14 
 
between 100 nm and 200 nm. Despite these defects causing reductions in electrical 202 
conductivity, carrier concentration and carrier mobility, large corresponding increases in 203 
Seebeck coefficient and reductions in thermal conductivity lead to a significant net 204 
enhancement in thermoelectric performance. This finding provides a route to significant 205 
gains in the thermoelectric power factor of Si, a material that potentially offers a path to 206 
more cost-effective and environmentally-friendly thermoelectric devices. 207 
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2 x 1 0 1 5 c m - 2
9 0 0 o C  6 0 m i n
2 x 1 0 1 5 c m - 2
9 0 0 o C  2 0 m i n
 
Hal
l m
obi
lity
 (cm
2  V-
1  S-
1 )
D e f e c t  c o n d i t i o n s
C o n t r o l
( 3 . 9 5 ) 4 . 2 x 1 0 1 9
4 . 4 x 1 0 1 9
4 . 6 x 1 0 1 9
4 . 8 x 1 0 1 9
5 . 0 x 1 0 1 9
5 . 2 x 1 0 1 9
5 . 4 x 1 0 1 9
Hol
e co
nce
ntra
tion
 (cm
-3 )

